Synopsys OpenCommunity.org
SEARCH
SynopsysOCGreenWhite pxlGreen ABOUT US Dot Linea LOW POWER Dot Linea VERIFICATION Dot Linea CONTRIBUTOR Dot Linea CONTACT US  
 
  Functional Verification
  Resource Center
  Functional Verification Videos
  Standards Blog
  Technical Papers
  Functional Verification Books
  Case Studies
  Articles
  Verification Solutions
  Synopsys
  Industry Links/Events
  Feedback Wanted


Functional Verification:  Books

Click on a book cover to add your comments to Amazon.com OR to discuss the book, go to the SynopsysOC forum!

Book Cover
Verification Methodology Manual for SystemVerilog

Book Cover
Writing Testbenches using SystemVerilog
Book Cover
SystemVerilog for Verification

Book Cover
A Practical Guide for SystemVerilog Assertions
Book Cover
Reuse Methodology Manual for System-on-a-Chip Designs

Book Cover
System Design with SystemC
Book Cover
Verilog: Frequently Asked Questions: Language, Applications and Extensions

Book Cover
A Pragmatic Approach to VMM Adoption
Book Cover
SystemVerilog Assertions Handbook

Book Cover
Using PSL/Sugar for Formal and Dynamic Verification
Book Cover
CTL for Test Information of Digital ICS

Book Cover
Metric Driven Design Verification: An Engineer's and Executive's Guide to First Pass Success