Synopsys OpenCommunity.org
SEARCH
SynopsysOCGreenWhite pxlGreen ABOUT US Dot Linea LOW POWER Dot Linea VERIFICATION Dot Linea CONTRIBUTOR Dot Linea CONTACT US  
 
  AMS Verification
  Resource Center
  Analog/Mixed-Signal Webcasts
  AMS Blog
  Standards Blog
  Technical Papers
  Case Studies
  Articles
  AMS Verification Solutions
  Synopsys AMS Verification
  Synopsys IP at 65nm
  Industry Links/Events
  Feedback Wanted


Resource Center: Analog/Mixed-Signal Articles

Verification Avenue
Nov 2007
The Synopsys Technical Bulletin for design and verification engineers.
READ
Detecting Leakage Problems in Low-Power Designs
Nikkei Electronics Asia –Mike Demler – 9/07
There is increasing pressure on designers to incorporate low-power techniques in order to meet the rapidly growing demand for battery-operated, portable consumer electronics devices. At the same time, migration of semiconductor processes to 65nm and below has changed device physics such that controlling leakage is the major challenge for all designers working in advanced nanometer technologies. Dynamic simulation can fail to detect high current paths that result from errors in power-management circuitry that is intended to perform leakage control. To address this verification gap, a new set of solutions for vectorless transistor-level analysis of power-down circuits and leakage paths has been developed and is discussed in this article.
READ
Verification Avenue
October 2006
The Synopsys Technical Bulletin for design and verification engineers.
READ
HSPICE gets an update
EDN - Gabe Moretti – 6/4/04
Synopsys has enhanced its HSpice-circuit simulator to speed execution and increase the range of operating frequency the tool can support.
READ
Deploying the right tools for mixed signal verification
EDA Tech Forum – Geoffrey Ying – 06/06
The article uses a case study of a Voice-over-Internet Protocol WLAN system-on-chip to analyze efficient approaches to mixed signal design verification.
READ
Start at the Top to Reduce Re-Spins for Analog-Digital Chips Verifying Complex Mixed-Signal SoC Designs
Chip Design Magazine – Geoffrey Ying – 07/05
A next-generation verification platform for mixed-signal SoC design promises to resolve system-level-performance and full-chip-simulation concerns.
READ
Synopsys, Zuken tie simulation to boards
EE Times - Richard Goering - 05/30/07
Promising an integrated platform for system-level electronic design, simulation, and verification, Synopsys Inc. and Zuken have announced a partnership to link Synopsys' Saber mixed-signal simulator to Zuken's CR-5000 pc-board design environment.
READ